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It has been proposed to install a sym-
metrical array of photodetectors about
the center of the mask of a corona-
graph of the type used to search for
planets orbiting remote stars. The pur-
pose of this installation is to utilize the
light from a star under observation as a
guide in pointing the telescope. Simple
arithmetic processing of the outputs of
the photodetectors would provide indi-
cations of the lateral position of the
center of the mask relative to the center
of the image of the star. These indica-
tions could serve as pointing-control
feedback signals for adjusting the tele-
scope aim to center the image of the
star on the mask.
The widths of central mask areas avail-
able for placement of photodetectors
differ among coronagraph designs, typi-
cally ranging upward from about 100
μm. Arrays of photodetectors can readily
be placed within areas in this size range.
The number of detectors in an array
could be as small as 4 or as large as 64.
The upper limit on the number of detec-
tors would be determined according to
the extent of the occulting pattern and
the number of functionalities, in addi-
tion to pointing control, to be served by
the array.
In the simplest case, differential po-
sition measurements along two orthog-
onal axes (x and y) could be effected
by use of four photodetectors in a
square or rectangular array similar to
familiar quadrant detectors. Denoting
the reading from each photodetector
by the letter designation of the pho-
todetector as shown in the figure, the
x displacement between the star image
and the center of the mask would be
proportional to
[(A + D) – (B + C)]/(A + B + C + D),
while the y displacement would be pro-
portional to
[(A + B) – (C + D)]/(A + B + C + D).
This work was done by Kunjithapatham
Balasubramanian of Caltech for NASA’s Jet
Propulsion Laboratory. Further information is
contained in a TSP (see page 1).
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Photodetectors on Coronagraph Mask for Pointing Control
Light from a star under observation would be utilized instead of merely absorbed or suppressed.
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A Square or Rectangular Array of four photode-
tectors would provide indications of the x and y
displacements of a star image from the origin,
which would lie at the center of a coronagraph
mask.
High-Energy-Density, Low-Temperature Li/CFx Primary Cells
Sub-fluorinated CFx shows promise as a generic low-temperature cathode material.
NASA’s Jet Propulsion Laboratory, Pasadena, California
High-energy-density primary (non-
rechargeable) electrochemical cells ca-
pable of relatively high discharge cur-
rents at temperatures as low as –40 °C
have been developed through modifica-
tion of the chemistry of commercial
Li/CFx cells and  batteries. The 
commercial Li/CFx units are not suit-
able for high-current and low-tempera-
ture applications because they are cur-
rent limited and their maximum
discharge rates decrease with decreas-
ing temperature.  
The term “Li/CFx” refers to an
anode made of lithium and a cathode
made of a fluorinated carbonaceous
material (typically graphite). In com-
mercial cells, x typically ranges from
1.05 to 1.1. This cell composition
makes it possible to attain specific en-
ergies up to 800 Wh/kg, but in order to
prevent cell polarization and the con-
sequent large loss of cell capacity, it is
typically necessary to keep discharge
currents below C/50 (where C is nu-
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These Discharge Curves are typical of results of tests, at a temperature of –40 °C, of cells containing
fully fluorinated (CF1.08) and sub-fluorinated (CF0.65) cathode materials. These tests were performed at
a discharge rate of C/10 and C/5, as labeled. At a potential of 2 V, the CF0.65 cathodes exhibited over 3
times the specific capacity of the CF1.08 cathode.
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merically equal to the current that,
flowing during a charge or discharge
time of one hour, would integrate to
the nominal charge or discharge capac-
ity of a cell). This limitation has been
attributed to the low electronic con-
ductivity of CFx for x ≈ 1. To some ex-
tent, the limitation might be overcome
by making cathodes thinner, and some
battery manufacturers have obtained
promising results using thin cathode
structures in spiral configurations.  
The present approach includes not
only making cathodes relatively thin
[≈2 mils (≈0.051 mm)] but also using
sub-fluorinated CFx cathode materials
(x <1) in conjunction with electrolytes
formulated for use at low tempera-
tures. The reason for choosing sub-flu-
orinated CFx cathode materials is that
their electronic conductivities are
high, relative to those for which x >1. It
was known from recent prior research
that cells containing sub-fluorinated
CFx cathodes (x between 0.33 and
0.66) are capable of retaining substan-
tial portions of their nominal low-cur-
rent specific energies when discharged
at rates as high as 5C at room tempera-
ture. However, until experimental cells
were fabricated following the present
approach and tested, it was not known
whether or to what extent low-temper-
ature performance would be im-
proved.  
For the experimental cells, cathodes
were fabricated by spray deposition of
multiple layers of cathode mixtures onto
roughened 1-mil (≈0.025-mm)-thick alu-
minum-foil current collectors. Each
cathode mixture consisted of a CFx pow-
der and carbon black suspended in a
binder/solvent solution of poly(vinyli-
dene fluoride) in N-methyl-2-pyrrolidi-
none. For some of the cells, the CFx was
sub-fluorinated by various amounts (x =
0.53 or x = 0.65). For other cells, used as
controls, a fully fluorinated industrial
CFx (x = 1.08) was used.
Each resulting cathode structure, 1 to 3
mils (about 0.025 to 0.076 mm) thick,
was vacuum furnace dried, then incor-
porated into a standard coin cell case
along with a separator, lithium foil
anode, and an electrolyte consisting of
LiBF4 dissolved at a concentration if
0.5 M in an 80/20 DME/PC
(dimethoxy ethane/propylene carbon-
ate) solvent mixture. The cells were
tested in galvanostatic discharges at
room temperature and –40 °C at cur-
rents from 2C to C/40. The fully fluori-
nated and sub-fluorinated  cells per-
formed comparably at rates as high as
2C at room temperature. At –40 °C, the
sub-fluorinated cells exhibited approx-
imately 3 times the specific capacities
of the fully fluorinated cells when dis-
charged at C/10 and C/5 discharge
rates (see figure). 
This work was done by Jay Whitacre, Rat-
nakumar Bugga, Marshall Smart, G.
Prakash, and Rachid Yazami of Caltech for
NASA’s Jet Propulsion Laboratory. Further in-
formation is contained in a TSP (see page 1).
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G4-FETs as Universal and Programmable Logic Gates
Logic functions could be implemented using fewer active circuit elements.
NASA’s Jet Propulsion Laboratory, Pasadena, California
An analysis of a patented generic sili-
con-on-insulator (SOI) electronic device
called a G4-FET has revealed that the de-
vice could be designed to function as 
a universal and programmable logic
gate. The universality and programma-
bility could be exploited to design logic
circuits containing fewer discrete com-
ponents than are required for conven-
tional transistor-based circuits perform-
ing the same logic functions.
A G4-FET is a combination of a junc-
tion field-effect transistor (JFET) and a
metal oxide/semiconductor field-effect
transistor (MOSFET) superimposed in
a single silicon island and can therefore
be regarded as two transistors sharing
the same body. A G4-FET can also be re-
garded as a single transistor having
four gates: two side junction-based
gates, a top MOS gate, and a back gate
activated by biasing of the SOI sub-
strate. Each of these gates can be used
to control the conduction characteris-
tics of the transistor; this possibility cre-
ates new options for designing analog,
radio-frequency, mixed-signal, and dig-
ital circuitry.
With proper choice of the specific di-
mensions for the gates, channels, and an-
cillary features of the generic G4-FET, the
device could be made to function as a
three-input, one-output logic gate. As il-
lustrated by the truth table in the top part
of the figure, the behavior of this logic
gate would be the inverse (the NOT) of
that of a majority gate. In other words, the
device would function as a NOT-majority
gate. By simply adding an inverter, one
could obtain a majority gate. In contrast,
to construct a majority gate in conven-
tional complementary metal oxide/semi-
conductor (CMOS) circuitry, one would
need four three-input AND gates and a
four-input OR gate, altogether containing
32 transistors. 
The middle part of the figure
schematically depicts three ways of real-
izing an inverter (NOT gate), two ways
of realizing an AND gate, and two ways
of realizing an OR gate by use of one or
two NOT-majority gates. In addition
(not shown in the figure), by using one
of the three inputs as a programming or
control input that is set to 0 or 1, a NOT-
majority could be made to respond to
the other inputs as either a NAND or a
NOR gate, respectively. Inasmuch as the
sets {NOT,AND}, {NOT,OR}, and
{NAND,NOR} have previously been
shown to be universal (in the sense that
any digital computation or logic func-
tion could be realized by use of suitable
combinations of members of these sets),
the possibility of realizing these sets sig-
nifies that the NOT-majority gate is also
universal.
The bottom part of the figure depicts
a full adder, implemented by use of
three NOT-majority gates and two invert-
ers, that would put out two one-bit bi-
nary numbers in response to three input
one-bit binary numbers. The design of
this adder exploits the possibility of
switching a NOT-majority gate between
NAND and NOR functionality to mini-
mize the number of gates needed. In
contrast, the simplest implementation of
